

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/677,314		09/29/2000	Ralph Bonomo	RPS9-00-0058	2397
47052	7590	11/05/2004		EXAMINER	
	R LAW GROUP LLP VO, TIM T				
PO BOX 51 PALO ALT		4303		ART UNIT PAPER NUMBE	
	,			2112	

DATE MAILED: 11/05/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

			///
	Application No.	Applicant(s)	
Office Action Commence	09/677,314	BONOMO ET AL.	
Office Action Summary	Examiner	Art Unit	
	Tim T. Vo	2112	
The MAILING DATE of this commu Period for Reply	nication appears on the cover shee	et with the correspondence address	SS
A SHORTENED STATUTORY PERIOD THE MAILING DATE OF THIS COMMUN - Extensions of time may be available under the provision after SIX (6) MONTHS from the mailing date of this com - If the period for reply specified above is less than thirty - If NO period for reply is specified above, the maximum is - Failure to reply within the set or extended period for rep Any reply received by the Office later than three months earned patent term adjustment. See 37 CFR 1.704(b).	NICATION. as of 37 CFR 1.136(a). In no event, however, manunication. (30) days, a reply within the statutory minimum cstatutory period will apply and will expire SIX (6) by will, by statute, cause the application to becom	ay a reply be timely filed of thirty (30) days will be considered timely. MONTHS from the mailing date of this commune ABANDONED (35 U.S.C. \$ 133).	unication.
Status			
1) Responsive to communication(s) fi	ed on 03 August 2004		
2a)☐ This action is FINAL .	2b)⊠ This action is non-final.		
3) Since this application is in condition	•	natters prosecution as to the me	orite is
closed in accordance with the prac		-	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Disposition of Claims		,	
4) ☐ Claim(s) <u>1-8,10-20</u> is/are pending i 4a) Of the above claim(s) is/ 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) <u>1-8 and 10-20</u> is/are rejection is/are objected to. 8) ☐ Claim(s) are subject to restr	are withdrawn from consideration.		
Application Papers			•
9) The specification is objected to by the	ne Examiner.		
10) The drawing(s) filed on is/are	e: a)□ accepted or b)□ objected	I to by the Examiner.	
Applicant may not request that any obje	ection to the drawing(s) be held in abo	eyance. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including			
11)☐ The oath or declaration is objected	to by the Examiner. Note the attac	ched Office Action or form PTO-1	152.
Priority under 35 U.S.C. § 119			
	y documents have been received. y documents have been received is of the priority documents have be onal Bureau (PCT Rule 17.2(a)).	in Application No een received in this National Sta	ge
Attachment(s)			
1) X Notice of References Cited (PTO-892) 2)	4) 📋 Intervi	ew Summary (PTO-413) No(s)/Mail Date	
3) Information Disclosure Statement(s) (PTO-1449 o Paper No(s)/Mail Date	r PTO/SB/08) 5) Notice 6) Other:	of Informal Patent Application (PTO-152	!)

Application/Control Number: 09/677,314

Art Unit: 2112

Response to Arguments

Applicant's arguments with respect to claims 1-8 and 10-20 have been considered but are most in view of the new ground(s) of rejection.

Part III DETAILED ACTION

Notice to Applicant(s)

This application has been examined. Claims 1-8 and 10-20 are pending.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Claims 1-8 and 10-20 are rejected under 35 U.S.C. § **102(e)** as being anticipated by Jones et al. patent number 6,438,638 referred hereinafter "Jones".

As for claims 1, 10 and 17, Jones teaches a method for increasing control information from a single general purpose input/output (GPIO) mechanism (see figure 3B, CompactFlash reader 42), the method comprising:

utilizing a single GPIO mechanism with a socket on a computer system (see figure 3B, CompactFlash reader 42, opening slot and column 5 lines 5 lines 3B-40); and

Art Unit: 2112

determining whether a first card, a second card, or no card is installed in the socket according to detected changes in signals state on a single line between the GPIO mechanism and the socket (see figure 3B, controller chip 40, CF card 16, Memory stick 18, SmartMedia card 24, Multimedia card 28, Secure Digital card 28 and column 5 line 35 to column 6 line 67, wherein the controller chip 40 determines what type of card is inserted to the opening slot of the reader 42 by utilizing pins A0 and A1. Further, the controller chip 40 also determines presence of the card or not by utilizing pins CD0, CD1. Further, Jones utilizes a single line for the above detection as discloses in figure 3B, a single line is connecting from opening slot to controller chip 40).

As for claims 2-5, 13-15, 20, Jones teaches wherein determining further comprises writing a signal in first state by a POST (power on self test) (see column 5 line 60 to column 6 line 67, wherein when the controller chip is programmed to read pins connections from the insertion of the card and then power the card through the power pin correspondingly).

As for claims 6-7, Jones teaches wherein the state of the GPIO mechanism changes in accordance with state changes by the POST routine, no card is installed in the socket (see figure 3B, column 6 lines 44-46).

As for claim 8, Jones teaches wherein one of the first and second cards pulls-up the signal line, and the other of the first and second cards pulls down the signal-line (see figures 4A-4E).

Application/Control Number: 09/677,314

Page 4

Art Unit: 2112

As for claims 11-12, Jones teaches wherein the first card occupies the socket, the single signal is pulled to a first logic gate (see figure 3B and single signal is connecting from the controller chip 40 to the opening slot).

As for claims 16, 18-19, Jones teaches circuit comprises resistor-capacitor circuit (see figures 4A-4E).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tim T. Vo whose telephone number is 571-272-3642. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3630. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

10/30/04

Tim T. Vo Primary Examiner Art Unit 2112